Lattice Semiconductor
Functional Description
GMII Management Register Access Control (R/W)
Mnemonic: GMII_MNG_CTL
POR Value = 0000H.
The GMII Management Access register controls the Management Interface Module. This register can be overwrit-
ten only when the interface is not busy. A write operation will be ignored when the interface is busy.
Name
Rsvd
Cmd_fin
RW_phyreg
Phy_add
Rsvd
Reg_add
Range
15
14
13
12:8
7:5
4:0
Description
Reserved .
Command Finished . When high, it means the interface has completed the intended oper-
ation. This bit is set to 0 when the interface is busy.
Read/Write PHY Registers
? When ‘1’ -> write operation
? When ‘0’ -> read operation
GMII PHY Address . The address of the accessed PHY Bit 12 is the most significant bit,
and it is the first PHY address bit to be transmitted and received.
Reserved .
GMII Register Address . The address of the register accessed. Bit 4 is the most significant
bit and is the first register address bit to be transmitted or received.
GMII Management Access Data (R/W)
Mnemonic: GMII_MNG_DAT
POR Value = 0000H.
The contents of this register will be transmitted when a write operation is to be performed. When a read operation
is performed, this register will contain the value that was read from a PHY register. This register should be read
only after the cmd_fin bit in the control register is set.
Name
GMII_dat
Range
15:0
Description
GMII Data . Bit 15 is the most significant bit, corresponding to bit 15 of the accessed regis-
ter.
Multicast Tables (R/W), Set of Eight
Mnemonic: MLT_TAB_[0-7]
POR Value = 0000H.
When the core is programmed to receive multicast frames, a filtering scheme is used to decide whether the frame
should be received or not. The six middle bits of the most significant byte of the CRC value, calculated for the des-
tination address, are used as a key to the 64-bit hash table. The three most significant bits select one of the eight
tables, and the three least significant bits select a bit. The frame is received only if this bit is set.
Name
Multicast_table_[0-7]
Range
7:0
Description
Multicast Table . Eight tables that make a 64-bit hash.
IPUG51_03.0, December 2010
29
Tri-Speed Ethernet MAC User’s Guide
相关PDF资料
TS250-130F-2 POLYSWITCH PTC RESET 0.13A SMD
TS250-130F-B-0.5-2 POLYSWITCH PTC RESET 0.13A SMD
TS250-130F-RB-2 POLYSWITCH PTC RESET 0.13A SMD
TS250-130F-RC-2 POLYSWITCH PTC RESET 0.13A SMD
TS250-130F-RC-B-0.5-2 POLYSWITCH PTC RESET 0.13A SMD
TS600-170F-2 POLYSWITCH PTC RESET 0.17A T/R
TS600-200F-RA-B-0.5-2 POLYSWITCH PTC RESET 0.20A SMD
TS600-400F-2 POLYSWITCH PTC RESET 0.40A SMD
相关代理商/技术参数
TSMBG0505C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|100V V(BO) MAX|DO-215AA
TSMBG0506C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|110V V(BO) MAX|DO-214AA
TSMBG0507C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|145V V(BO) MAX|DO-214AA
TSMBG0509C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|185V V(BO) MAX|DO-215AA
TSMBG0510C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|200V V(BO) MAX|DO-214AA
TSMBG0511C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|210V V(BO) MAX|DO-214AA
TSMBG0512C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|215V V(BO) MAX|DO-214AA
TSMBG0514C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|250V V(BO) MAX|DO-214AA